

ARYA College of Engineering (ACE)

Previously Known as Arya Institute of Engineering & Technology (AIET)

Approved by AICTE, New Delhi)

 Main Campus, SP-40, RIICO Industrial Area, Delhi Road Kukas, Jaipur - 302028 | Tel Ph. 0141-2820700 www.aryacollegejpr.comToll Free : 1800 102 1044

Department of Artificial Intelligence & Data Science III Year V Semester 5AID4-02: Compiler Design

Note: Each assignment of Maximum Marks 10.All question carries equal marks.

ASSIGNMENT-I

Q1. What are the different phases of compiler? Explain the function of	BLT-1	CO-1
each phase in brief.		
Q2. Describe bootstrapping in details.	BLT-1	CO-1
Q3. What is a finite automata? Explain NFA and DFA with an example.	BLT-1	CO-1
Q4. Construct NFA to accept a(a/b)*b.	BLT-4	CO-1
Q5. What are the main functions performed by Lexical analyzer?	BLT-1	CO-1

ASSIGNMENT-II

Q1. What do you mean by LR parser? What is the model of an LR	BLT-1	CO-2
parser? Explain.		
Q2. What is context free grammar? Give distinction between regular and	BLT-1	CO-2
context free grammar and limitations of context free grammar.		
Q3. Explain top down and bottom up parsing techniques in detail.	BLT-2	CO-2
Q4. Explain the model of predictive parser.	BLT-2	CO-2
Q5. Explain operator precedence parsing and functions.	BLT-2	CO-2

ASSIGNMENT-III

Q1. Define Syntax Directed Definitions? Explain the various forms of	BLT-2	CO-3
syntax directed definitions.		
Q2. Define L- attributed definitions. Explain the specifications of a	BLT-3	CO-3
simple type checker.		
Q3. Write a program to translate an infix expression into postfix form.	BLT-1	CO-3
Q4. Explain the syntax Directed Translation Schemes in details.	BLT-3	CO-3
Q5. Write short notes on:	BLT-1	CO-3
i. Intermediate code generation		
ii. Types of three address statements		



ARYA College of Engineering (ACE)

Previously Known as Arya Institute of Engineering & Technology (AIET)

(Affiliated to RTU
Approved by AICTE, New Delhi)

 Main Campus, SP-40, RIICO Industrial Area, Delhi Road Kukas, Jaipur - 302028 | Tel Ph. 0141-2820700 www.aryacollegejpr.comToll Free: 1800 102 1044

Department of Artificial Intelligence & Data Science III Year V Semester

5AID4-02: Compiler Design

ASSIGNMENT-IV

Q1. What are the strategies of storage allocation in run time environment?	BLT-1	CO-4
Explain with suitable diagram		
Q2. What do you mean by symbol table management? Explain in detail.	BLT-1	CO-4
Q3. Explain the key issues in run time organisation.	BLT-2	CO-4
Q4. Explain activation records. Also explain the term dangling reference.	BLT-2	CO-4
Q5. What are the varies parameter passing method?	BLT-1	CO-4

ASSIGNMENT-V

Q1. Explain in brief the various issues of design a code generator.	BLT-2	CO-5
Q2. Write short notes on :	BLT-1	CO-5
i. Basics block and flow graph.		
ii. Activation records.		
Q3. Code optimization is an optimal phase of compilation process.	BLT-2	CO-5
Discuss in detail.		
Q4. What is peephole optimization? Explain its characteristics.	BLT-1	CO-5
Q5. Explain the steps required for code generation from DAG.	BLT-2	CO-5

*BLT: BLT shows the **Bloom's taxonomy** levels.